mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-08-16 21:58:42 +02:00
51 lines
1.6 KiB
C#
51 lines
1.6 KiB
C#
using ARMeilleure.State;
|
|
|
|
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCode32SimdMemPair : OpCode32, IOpCode32Simd
|
|
{
|
|
private static int[] _regsMap =
|
|
{
|
|
1, 1, 4, 2,
|
|
1, 1, 3, 1,
|
|
1, 1, 2, 1,
|
|
1, 1, 1, 1
|
|
};
|
|
|
|
public int Vd { get; }
|
|
public int Rn { get; }
|
|
public int Rm { get; }
|
|
public int Align { get; }
|
|
public bool WBack { get; }
|
|
public bool RegisterIndex { get; }
|
|
public int Size { get; }
|
|
public int Elems => 8 >> Size;
|
|
public int Regs { get; }
|
|
public int Increment { get; }
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdMemPair(inst, address, opCode, false);
|
|
public static OpCode CreateT32(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdMemPair(inst, address, opCode, true);
|
|
|
|
public OpCode32SimdMemPair(InstDescriptor inst, ulong address, int opCode, bool isThumb) : base(inst, address, opCode)
|
|
{
|
|
IsThumb = isThumb;
|
|
|
|
Vd = (opCode >> 12) & 0xf;
|
|
Vd |= (opCode >> 18) & 0x10;
|
|
|
|
Size = (opCode >> 6) & 0x3;
|
|
|
|
Align = (opCode >> 4) & 0x3;
|
|
Rm = (opCode >> 0) & 0xf;
|
|
Rn = (opCode >> 16) & 0xf;
|
|
|
|
WBack = Rm != RegisterAlias.Aarch32Pc;
|
|
RegisterIndex = Rm != RegisterAlias.Aarch32Pc && Rm != RegisterAlias.Aarch32Sp;
|
|
|
|
Regs = _regsMap[(opCode >> 8) & 0xf];
|
|
|
|
Increment = ((opCode >> 8) & 0x1) + 1;
|
|
}
|
|
}
|
|
}
|