mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-08-19 15:18:43 +02:00
6cc187da59
* SIMD&FP load/store with scale > 4 should be undefined * Catch more invalid encodings for FP&SIMD LDR/STR (reg variant) * Set PTC version to PR number
26 lines
703 B
C#
26 lines
703 B
C#
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCodeSimdMemImm : OpCodeMemImm, IOpCodeSimd
|
|
{
|
|
public OpCodeSimdMemImm(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|
{
|
|
Size |= (opCode >> 21) & 4;
|
|
|
|
if (Size > 4)
|
|
{
|
|
Instruction = InstDescriptor.Undefined;
|
|
|
|
return;
|
|
}
|
|
|
|
// Base class already shifts the immediate, we only
|
|
// need to shift it if size (scale) is 4, since this value is only set here.
|
|
if (!WBack && !Unscaled && Size == 4)
|
|
{
|
|
Immediate <<= 4;
|
|
}
|
|
|
|
Extend64 = false;
|
|
}
|
|
}
|
|
} |