.. |
Assembler.cs
|
Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)
|
2022-01-21 12:47:34 -03:00 |
AssemblerTable.cs
|
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
2022-08-25 10:12:13 +00:00 |
CallConvName.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
CallingConvention.cs
|
Removed unused usings. (#3593)
|
2022-08-18 18:04:54 +02:00 |
CodeGenCommon.cs
|
Optimize x64 loads and stores using complex addressing modes (#972)
|
2020-03-10 09:29:34 +11:00 |
CodeGenContext.cs
|
Add Operand.Label support to Assembler (#2680)
|
2021-10-05 14:04:55 -03:00 |
CodeGenerator.cs
|
Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)
|
2022-01-21 12:47:34 -03:00 |
HardwareCapabilities.cs
|
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
2022-08-25 10:12:13 +00:00 |
IntrinsicInfo.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
IntrinsicTable.cs
|
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
2022-08-25 10:12:13 +00:00 |
IntrinsicType.cs
|
Add support for guest Fz (Fpcr) mode through host Ftz and Daz (Mxcsr) modes (fast paths). (#1630)
|
2020-12-07 10:37:07 +01:00 |
PreAllocator.cs
|
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
2022-08-25 10:12:13 +00:00 |
X86Condition.cs
|
Improve branch operations (#1442)
|
2020-08-05 08:52:33 +10:00 |
X86Instruction.cs
|
ARMeilleure: Hardware accelerate SHA256 (#3585)
|
2022-08-25 10:12:13 +00:00 |
X86Optimizer.cs
|
Add a limit on the number of uses a constant may have (#3097)
|
2022-02-09 17:42:47 -03:00 |
X86Register.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |