mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-08-18 14:48:44 +02:00
* Keep track mapped buffers with fixed offsets * Started rewriting the memory manager * Initial support for MapPhysicalMemory and UnmapPhysicalMemory, other tweaks * MapPhysicalMemory/UnmapPhysicalMemory support, other tweaks * Rebased * Optimize the map/unmap physical memory svcs * Integrate shared font support * Fix address space reserve alignment * Some fixes related to gpu memory mapping * Some cleanup * Only try uploading const buffers that are really used * Check if memory region is contiguous * Rebased * Add missing count increment on IsRegionModified * Check for reads/writes outside of the address space, optimize translation with a tail call
138 lines
4.2 KiB
C#
138 lines
4.2 KiB
C#
using ChocolArm64.Decoder;
|
|
using ChocolArm64.Memory;
|
|
using ChocolArm64.Translation;
|
|
using System;
|
|
using System.Reflection.Emit;
|
|
|
|
namespace ChocolArm64.Instruction
|
|
{
|
|
static class AInstEmitMemoryHelper
|
|
{
|
|
private enum Extension
|
|
{
|
|
Zx,
|
|
Sx32,
|
|
Sx64
|
|
}
|
|
|
|
public static void EmitReadZxCall(AILEmitterCtx Context, int Size)
|
|
{
|
|
EmitReadCall(Context, Extension.Zx, Size);
|
|
}
|
|
|
|
public static void EmitReadSx32Call(AILEmitterCtx Context, int Size)
|
|
{
|
|
EmitReadCall(Context, Extension.Sx32, Size);
|
|
}
|
|
|
|
public static void EmitReadSx64Call(AILEmitterCtx Context, int Size)
|
|
{
|
|
EmitReadCall(Context, Extension.Sx64, Size);
|
|
}
|
|
|
|
private static void EmitReadCall(AILEmitterCtx Context, Extension Ext, int Size)
|
|
{
|
|
bool IsSimd = GetIsSimd(Context);
|
|
|
|
string Name = null;
|
|
|
|
if (Size < 0 || Size > (IsSimd ? 4 : 3))
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
|
|
if (IsSimd)
|
|
{
|
|
switch (Size)
|
|
{
|
|
case 0: Name = nameof(AMemory.ReadVector8); break;
|
|
case 1: Name = nameof(AMemory.ReadVector16); break;
|
|
case 2: Name = nameof(AMemory.ReadVector32); break;
|
|
case 3: Name = nameof(AMemory.ReadVector64); break;
|
|
case 4: Name = nameof(AMemory.ReadVector128); break;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
switch (Size)
|
|
{
|
|
case 0: Name = nameof(AMemory.ReadByte); break;
|
|
case 1: Name = nameof(AMemory.ReadUInt16); break;
|
|
case 2: Name = nameof(AMemory.ReadUInt32); break;
|
|
case 3: Name = nameof(AMemory.ReadUInt64); break;
|
|
}
|
|
}
|
|
|
|
Context.EmitCall(typeof(AMemory), Name);
|
|
|
|
if (!IsSimd)
|
|
{
|
|
if (Ext == Extension.Sx32 ||
|
|
Ext == Extension.Sx64)
|
|
{
|
|
switch (Size)
|
|
{
|
|
case 0: Context.Emit(OpCodes.Conv_I1); break;
|
|
case 1: Context.Emit(OpCodes.Conv_I2); break;
|
|
case 2: Context.Emit(OpCodes.Conv_I4); break;
|
|
}
|
|
}
|
|
|
|
if (Size < 3)
|
|
{
|
|
Context.Emit(Ext == Extension.Sx64
|
|
? OpCodes.Conv_I8
|
|
: OpCodes.Conv_U8);
|
|
}
|
|
}
|
|
}
|
|
|
|
public static void EmitWriteCall(AILEmitterCtx Context, int Size)
|
|
{
|
|
bool IsSimd = GetIsSimd(Context);
|
|
|
|
string Name = null;
|
|
|
|
if (Size < 0 || Size > (IsSimd ? 4 : 3))
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
|
|
if (Size < 3 && !IsSimd)
|
|
{
|
|
Context.Emit(OpCodes.Conv_I4);
|
|
}
|
|
|
|
if (IsSimd)
|
|
{
|
|
switch (Size)
|
|
{
|
|
case 0: Name = nameof(AMemory.WriteVector8); break;
|
|
case 1: Name = nameof(AMemory.WriteVector16); break;
|
|
case 2: Name = nameof(AMemory.WriteVector32); break;
|
|
case 3: Name = nameof(AMemory.WriteVector64); break;
|
|
case 4: Name = nameof(AMemory.WriteVector128); break;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
switch (Size)
|
|
{
|
|
case 0: Name = nameof(AMemory.WriteByte); break;
|
|
case 1: Name = nameof(AMemory.WriteUInt16); break;
|
|
case 2: Name = nameof(AMemory.WriteUInt32); break;
|
|
case 3: Name = nameof(AMemory.WriteUInt64); break;
|
|
}
|
|
}
|
|
|
|
Context.EmitCall(typeof(AMemory), Name);
|
|
}
|
|
|
|
private static bool GetIsSimd(AILEmitterCtx Context)
|
|
{
|
|
return Context.CurrOp is IAOpCodeSimd &&
|
|
!(Context.CurrOp is AOpCodeSimdMemMs ||
|
|
Context.CurrOp is AOpCodeSimdMemSs);
|
|
}
|
|
}
|
|
} |