mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-08-18 06:38:42 +02:00
42e4e02a64
* Update AOpCodeTable.cs * Update AInstEmitSimdCvt.cs * Update Pseudocode.cs * Update Instructions.cs * Update CpuTestSimd.cs * Update AOpCodeTable.cs * Update AInstEmitSimdArithmetic.cs * Update Instructions.cs * Update CpuTestSimdReg.cs * Update CpuTestSimd.cs * Update AOpCodeTable.cs * Update AInstEmitSimdArithmetic.cs * Update Instructions.cs * Update CpuTestSimdReg.cs * Add QCFlagBit. * Add QCFlagBit.
641 lines
18 KiB
C#
641 lines
18 KiB
C#
using ChocolArm64.Decoder;
|
|
using ChocolArm64.State;
|
|
using ChocolArm64.Translation;
|
|
using System;
|
|
using System.Reflection.Emit;
|
|
|
|
using static ChocolArm64.Instruction.AInstEmitSimdHelper;
|
|
|
|
namespace ChocolArm64.Instruction
|
|
{
|
|
static partial class AInstEmit
|
|
{
|
|
public static void Fcvt_S(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, Op.Size);
|
|
|
|
EmitFloatCast(Context, Op.Opc);
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Opc);
|
|
}
|
|
|
|
public static void Fcvtas_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_s_Gp(Context, () => EmitRoundMathCall(Context, MidpointRounding.AwayFromZero));
|
|
}
|
|
|
|
public static void Fcvtau_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_u_Gp(Context, () => EmitRoundMathCall(Context, MidpointRounding.AwayFromZero));
|
|
}
|
|
|
|
public static void Fcvtl_V(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
int Elems = 4 >> SizeF;
|
|
|
|
int Part = Context.CurrOp.RegisterSize == ARegisterSize.SIMD128 ? Elems : 0;
|
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
|
{
|
|
if (SizeF == 0)
|
|
{
|
|
EmitVectorExtractZx(Context, Op.Rn, Part + Index, 1);
|
|
Context.Emit(OpCodes.Conv_U2);
|
|
|
|
Context.EmitCall(typeof(ASoftFloat), nameof(ASoftFloat.ConvertHalfToSingle));
|
|
}
|
|
else /* if (SizeF == 1) */
|
|
{
|
|
EmitVectorExtractF(Context, Op.Rn, Part + Index, 0);
|
|
|
|
Context.Emit(OpCodes.Conv_R8);
|
|
}
|
|
|
|
EmitVectorInsertF(Context, Op.Rd, Index, SizeF);
|
|
}
|
|
}
|
|
|
|
public static void Fcvtms_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_s_Gp(Context, () => EmitUnaryMathCall(Context, nameof(Math.Floor)));
|
|
}
|
|
|
|
public static void Fcvtmu_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_u_Gp(Context, () => EmitUnaryMathCall(Context, nameof(Math.Floor)));
|
|
}
|
|
|
|
public static void Fcvtn_V(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
int SizeF = Op.Size & 1;
|
|
|
|
int Elems = 4 >> SizeF;
|
|
|
|
int Part = Context.CurrOp.RegisterSize == ARegisterSize.SIMD128 ? Elems : 0;
|
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
|
{
|
|
EmitVectorExtractF(Context, Op.Rd, Index, SizeF);
|
|
|
|
if (SizeF == 0)
|
|
{
|
|
//TODO: This need the half precision floating point type,
|
|
//that is not yet supported on .NET. We should probably
|
|
//do our own implementation on the meantime.
|
|
throw new NotImplementedException();
|
|
}
|
|
else /* if (SizeF == 1) */
|
|
{
|
|
Context.Emit(OpCodes.Conv_R4);
|
|
|
|
EmitVectorInsertF(Context, Op.Rd, Part + Index, 0);
|
|
}
|
|
}
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
{
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
}
|
|
}
|
|
|
|
public static void Fcvtns_S(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtn(Context, Signed: true, Scalar: true);
|
|
}
|
|
|
|
public static void Fcvtns_V(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtn(Context, Signed: true, Scalar: false);
|
|
}
|
|
|
|
public static void Fcvtnu_S(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtn(Context, Signed: false, Scalar: true);
|
|
}
|
|
|
|
public static void Fcvtnu_V(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtn(Context, Signed: false, Scalar: false);
|
|
}
|
|
|
|
public static void Fcvtps_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_s_Gp(Context, () => EmitUnaryMathCall(Context, nameof(Math.Ceiling)));
|
|
}
|
|
|
|
public static void Fcvtpu_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_u_Gp(Context, () => EmitUnaryMathCall(Context, nameof(Math.Ceiling)));
|
|
}
|
|
|
|
public static void Fcvtzs_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_s_Gp(Context, () => { });
|
|
}
|
|
|
|
public static void Fcvtzs_Gp_Fix(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtzs_Gp_Fix(Context);
|
|
}
|
|
|
|
public static void Fcvtzs_S(AILEmitterCtx Context)
|
|
{
|
|
EmitScalarFcvtzs(Context);
|
|
}
|
|
|
|
public static void Fcvtzs_V(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorFcvtzs(Context);
|
|
}
|
|
|
|
public static void Fcvtzu_Gp(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvt_u_Gp(Context, () => { });
|
|
}
|
|
|
|
public static void Fcvtzu_Gp_Fix(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtzu_Gp_Fix(Context);
|
|
}
|
|
|
|
public static void Fcvtzu_S(AILEmitterCtx Context)
|
|
{
|
|
EmitScalarFcvtzu(Context);
|
|
}
|
|
|
|
public static void Fcvtzu_V(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorFcvtzu(Context);
|
|
}
|
|
|
|
public static void Scvtf_Gp(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimdCvt Op = (AOpCodeSimdCvt)Context.CurrOp;
|
|
|
|
Context.EmitLdintzr(Op.Rn);
|
|
|
|
if (Context.CurrOp.RegisterSize == ARegisterSize.Int32)
|
|
{
|
|
Context.Emit(OpCodes.Conv_U4);
|
|
}
|
|
|
|
EmitFloatCast(Context, Op.Size);
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Size);
|
|
}
|
|
|
|
public static void Scvtf_S(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
EmitVectorExtractSx(Context, Op.Rn, 0, Op.Size + 2);
|
|
|
|
EmitFloatCast(Context, Op.Size);
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Size);
|
|
}
|
|
|
|
public static void Scvtf_V(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorCvtf(Context, Signed: true);
|
|
}
|
|
|
|
public static void Ucvtf_Gp(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimdCvt Op = (AOpCodeSimdCvt)Context.CurrOp;
|
|
|
|
Context.EmitLdintzr(Op.Rn);
|
|
|
|
if (Context.CurrOp.RegisterSize == ARegisterSize.Int32)
|
|
{
|
|
Context.Emit(OpCodes.Conv_U4);
|
|
}
|
|
|
|
Context.Emit(OpCodes.Conv_R_Un);
|
|
|
|
EmitFloatCast(Context, Op.Size);
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Size);
|
|
}
|
|
|
|
public static void Ucvtf_S(AILEmitterCtx Context)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
EmitVectorExtractZx(Context, Op.Rn, 0, Op.Size + 2);
|
|
|
|
Context.Emit(OpCodes.Conv_R_Un);
|
|
|
|
EmitFloatCast(Context, Op.Size);
|
|
|
|
EmitScalarSetF(Context, Op.Rd, Op.Size);
|
|
}
|
|
|
|
public static void Ucvtf_V(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorCvtf(Context, Signed: false);
|
|
}
|
|
|
|
private static int GetFBits(AILEmitterCtx Context)
|
|
{
|
|
if (Context.CurrOp is AOpCodeSimdShImm Op)
|
|
{
|
|
return GetImmShr(Op);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
private static void EmitFloatCast(AILEmitterCtx Context, int Size)
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
Context.Emit(OpCodes.Conv_R4);
|
|
}
|
|
else if (Size == 1)
|
|
{
|
|
Context.Emit(OpCodes.Conv_R8);
|
|
}
|
|
else
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
}
|
|
|
|
private static void EmitFcvtn(AILEmitterCtx Context, bool Signed, bool Scalar)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
int SizeF = Op.Size & 1;
|
|
int SizeI = SizeF + 2;
|
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
|
int Elems = !Scalar ? Bytes >> SizeI : 1;
|
|
|
|
if (Scalar && (SizeF == 0))
|
|
{
|
|
EmitVectorZeroLowerTmp(Context);
|
|
}
|
|
|
|
for (int Index = 0; Index < Elems; Index++)
|
|
{
|
|
EmitVectorExtractF(Context, Op.Rn, Index, SizeF);
|
|
|
|
EmitRoundMathCall(Context, MidpointRounding.ToEven);
|
|
|
|
if (SizeF == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, Signed
|
|
? nameof(AVectorHelper.SatF32ToS32)
|
|
: nameof(AVectorHelper.SatF32ToU32));
|
|
|
|
Context.Emit(OpCodes.Conv_U8);
|
|
}
|
|
else /* if (SizeF == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, Signed
|
|
? nameof(AVectorHelper.SatF64ToS64)
|
|
: nameof(AVectorHelper.SatF64ToU64));
|
|
}
|
|
|
|
EmitVectorInsertTmp(Context, Index, SizeI);
|
|
}
|
|
|
|
Context.EmitLdvectmp();
|
|
Context.EmitStvec(Op.Rd);
|
|
|
|
if ((Op.RegisterSize == ARegisterSize.SIMD64) || Scalar)
|
|
{
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
}
|
|
}
|
|
|
|
private static void EmitFcvt_s_Gp(AILEmitterCtx Context, Action Emit)
|
|
{
|
|
EmitFcvt___Gp(Context, Emit, true);
|
|
}
|
|
|
|
private static void EmitFcvt_u_Gp(AILEmitterCtx Context, Action Emit)
|
|
{
|
|
EmitFcvt___Gp(Context, Emit, false);
|
|
}
|
|
|
|
private static void EmitFcvt___Gp(AILEmitterCtx Context, Action Emit, bool Signed)
|
|
{
|
|
AOpCodeSimdCvt Op = (AOpCodeSimdCvt)Context.CurrOp;
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, Op.Size);
|
|
|
|
Emit();
|
|
|
|
if (Signed)
|
|
{
|
|
EmitScalarFcvts(Context, Op.Size, 0);
|
|
}
|
|
else
|
|
{
|
|
EmitScalarFcvtu(Context, Op.Size, 0);
|
|
}
|
|
|
|
if (Context.CurrOp.RegisterSize == ARegisterSize.Int32)
|
|
{
|
|
Context.Emit(OpCodes.Conv_U8);
|
|
}
|
|
|
|
Context.EmitStintzr(Op.Rd);
|
|
}
|
|
|
|
private static void EmitFcvtzs_Gp_Fix(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtz__Gp_Fix(Context, true);
|
|
}
|
|
|
|
private static void EmitFcvtzu_Gp_Fix(AILEmitterCtx Context)
|
|
{
|
|
EmitFcvtz__Gp_Fix(Context, false);
|
|
}
|
|
|
|
private static void EmitFcvtz__Gp_Fix(AILEmitterCtx Context, bool Signed)
|
|
{
|
|
AOpCodeSimdCvt Op = (AOpCodeSimdCvt)Context.CurrOp;
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, Op.Size);
|
|
|
|
if (Signed)
|
|
{
|
|
EmitScalarFcvts(Context, Op.Size, Op.FBits);
|
|
}
|
|
else
|
|
{
|
|
EmitScalarFcvtu(Context, Op.Size, Op.FBits);
|
|
}
|
|
|
|
if (Context.CurrOp.RegisterSize == ARegisterSize.Int32)
|
|
{
|
|
Context.Emit(OpCodes.Conv_U8);
|
|
}
|
|
|
|
Context.EmitStintzr(Op.Rd);
|
|
}
|
|
|
|
private static void EmitVectorScvtf(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorCvtf(Context, true);
|
|
}
|
|
|
|
private static void EmitVectorUcvtf(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorCvtf(Context, false);
|
|
}
|
|
|
|
private static void EmitVectorCvtf(AILEmitterCtx Context, bool Signed)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
int SizeF = Op.Size & 1;
|
|
int SizeI = SizeF + 2;
|
|
|
|
int FBits = GetFBits(Context);
|
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
|
|
|
for (int Index = 0; Index < (Bytes >> SizeI); Index++)
|
|
{
|
|
EmitVectorExtract(Context, Op.Rn, Index, SizeI, Signed);
|
|
|
|
if (!Signed)
|
|
{
|
|
Context.Emit(OpCodes.Conv_R_Un);
|
|
}
|
|
|
|
Context.Emit(SizeF == 0
|
|
? OpCodes.Conv_R4
|
|
: OpCodes.Conv_R8);
|
|
|
|
EmitI2fFBitsMul(Context, SizeF, FBits);
|
|
|
|
EmitVectorInsertF(Context, Op.Rd, Index, SizeF);
|
|
}
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
{
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
}
|
|
}
|
|
|
|
private static void EmitScalarFcvtzs(AILEmitterCtx Context)
|
|
{
|
|
EmitScalarFcvtz(Context, true);
|
|
}
|
|
|
|
private static void EmitScalarFcvtzu(AILEmitterCtx Context)
|
|
{
|
|
EmitScalarFcvtz(Context, false);
|
|
}
|
|
|
|
private static void EmitScalarFcvtz(AILEmitterCtx Context, bool Signed)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
int SizeF = Op.Size & 1;
|
|
int SizeI = SizeF + 2;
|
|
|
|
int FBits = GetFBits(Context);
|
|
|
|
EmitVectorExtractF(Context, Op.Rn, 0, SizeF);
|
|
|
|
EmitF2iFBitsMul(Context, SizeF, FBits);
|
|
|
|
if (SizeF == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, Signed
|
|
? nameof(AVectorHelper.SatF32ToS32)
|
|
: nameof(AVectorHelper.SatF32ToU32));
|
|
}
|
|
else /* if (SizeF == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, Signed
|
|
? nameof(AVectorHelper.SatF64ToS64)
|
|
: nameof(AVectorHelper.SatF64ToU64));
|
|
}
|
|
|
|
if (SizeF == 0)
|
|
{
|
|
Context.Emit(OpCodes.Conv_U8);
|
|
}
|
|
|
|
EmitScalarSet(Context, Op.Rd, SizeI);
|
|
}
|
|
|
|
private static void EmitVectorFcvtzs(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorFcvtz(Context, true);
|
|
}
|
|
|
|
private static void EmitVectorFcvtzu(AILEmitterCtx Context)
|
|
{
|
|
EmitVectorFcvtz(Context, false);
|
|
}
|
|
|
|
private static void EmitVectorFcvtz(AILEmitterCtx Context, bool Signed)
|
|
{
|
|
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
|
|
|
|
int SizeF = Op.Size & 1;
|
|
int SizeI = SizeF + 2;
|
|
|
|
int FBits = GetFBits(Context);
|
|
|
|
int Bytes = Op.GetBitsCount() >> 3;
|
|
|
|
for (int Index = 0; Index < (Bytes >> SizeI); Index++)
|
|
{
|
|
EmitVectorExtractF(Context, Op.Rn, Index, SizeF);
|
|
|
|
EmitF2iFBitsMul(Context, SizeF, FBits);
|
|
|
|
if (SizeF == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, Signed
|
|
? nameof(AVectorHelper.SatF32ToS32)
|
|
: nameof(AVectorHelper.SatF32ToU32));
|
|
}
|
|
else /* if (SizeF == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, Signed
|
|
? nameof(AVectorHelper.SatF64ToS64)
|
|
: nameof(AVectorHelper.SatF64ToU64));
|
|
}
|
|
|
|
if (SizeF == 0)
|
|
{
|
|
Context.Emit(OpCodes.Conv_U8);
|
|
}
|
|
|
|
EmitVectorInsert(Context, Op.Rd, Index, SizeI);
|
|
}
|
|
|
|
if (Op.RegisterSize == ARegisterSize.SIMD64)
|
|
{
|
|
EmitVectorZeroUpper(Context, Op.Rd);
|
|
}
|
|
}
|
|
|
|
private static void EmitScalarFcvts(AILEmitterCtx Context, int Size, int FBits)
|
|
{
|
|
if (Size < 0 || Size > 1)
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
|
|
EmitF2iFBitsMul(Context, Size, FBits);
|
|
|
|
if (Context.CurrOp.RegisterSize == ARegisterSize.Int32)
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF32ToS32));
|
|
}
|
|
else /* if (Size == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF64ToS32));
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF32ToS64));
|
|
}
|
|
else /* if (Size == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF64ToS64));
|
|
}
|
|
}
|
|
}
|
|
|
|
private static void EmitScalarFcvtu(AILEmitterCtx Context, int Size, int FBits)
|
|
{
|
|
if (Size < 0 || Size > 1)
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
|
|
EmitF2iFBitsMul(Context, Size, FBits);
|
|
|
|
if (Context.CurrOp.RegisterSize == ARegisterSize.Int32)
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF32ToU32));
|
|
}
|
|
else /* if (Size == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF64ToU32));
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF32ToU64));
|
|
}
|
|
else /* if (Size == 1) */
|
|
{
|
|
AVectorHelper.EmitCall(Context, nameof(AVectorHelper.SatF64ToU64));
|
|
}
|
|
}
|
|
}
|
|
|
|
private static void EmitF2iFBitsMul(AILEmitterCtx Context, int Size, int FBits)
|
|
{
|
|
if (FBits != 0)
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
Context.EmitLdc_R4(MathF.Pow(2, FBits));
|
|
}
|
|
else if (Size == 1)
|
|
{
|
|
Context.EmitLdc_R8(Math.Pow(2, FBits));
|
|
}
|
|
else
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
}
|
|
}
|
|
|
|
private static void EmitI2fFBitsMul(AILEmitterCtx Context, int Size, int FBits)
|
|
{
|
|
if (FBits != 0)
|
|
{
|
|
if (Size == 0)
|
|
{
|
|
Context.EmitLdc_R4(1f / MathF.Pow(2, FBits));
|
|
}
|
|
else if (Size == 1)
|
|
{
|
|
Context.EmitLdc_R8(1 / Math.Pow(2, FBits));
|
|
}
|
|
else
|
|
{
|
|
throw new ArgumentOutOfRangeException(nameof(Size));
|
|
}
|
|
|
|
Context.Emit(OpCodes.Mul);
|
|
}
|
|
}
|
|
}
|
|
}
|