mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-09-11 10:18:52 +02:00
* Decoders: Add InITBlock argument * OpCodeTable: Minor cleanup * OpCodeTable: Remove existing thumb instruction implementations * OpCodeTable: Prepare for thumb instructions * OpCodeTables: Improve thumb fast lookup * Tests: Prepare for thumb tests * T16: Implement BX * T16: Implement LSL/LSR/ASR (imm) * T16: Implement ADDS, SUBS (reg) * T16: Implement ADDS, SUBS (3-bit immediate) * T16: Implement MOVS, CMP, ADDS, SUBS (8-bit immediate) * T16: Implement ANDS, EORS, LSLS, LSRS, ASRS, ADCS, SBCS, RORS, TST, NEGS, CMP, CMN, ORRS, MULS, BICS, MVNS (low registers) * T16: Implement ADD, CMP, MOV (high reg) * T16: Implement BLX (reg) * T16: Implement LDR (literal) * T16: Implement {LDR,STR}{,H,B,SB,SH} (register) * T16: Implement {LDR,STR}{,B,H} (immediate) * T16: Implement LDR/STR (SP) * T16: Implement ADR * T16: Implement Add to SP (immediate) * T16: Implement ADD/SUB (SP) * T16: Implement SXTH, SXTB, UXTH, UTXB * T16: Implement CBZ, CBNZ * T16: Implement PUSH, POP * T16: Implement REV, REV16, REVSH * T16: Implement NOP * T16: Implement LDM, STM * T16: Implement SVC * T16: Implement B (conditional) * T16: Implement B (unconditional) * T16: Implement IT * fixup! T16: Implement ADD/SUB (SP) * fixup! T16: Implement Add to SP (immediate) * fixup! T16: Implement IT * CpuTestThumb: Add randomized tests * Remove inITBlock argument * Address nits * Use index to handle IfThenBlockState * Reduce line noise * fixup * nit
32 lines
981 B
C#
32 lines
981 B
C#
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCode32AluUmull : OpCode32
|
|
{
|
|
public int RdLo { get; }
|
|
public int RdHi { get; }
|
|
public int Rn { get; }
|
|
public int Rm { get; }
|
|
|
|
public bool NHigh { get; }
|
|
public bool MHigh { get; }
|
|
|
|
public bool? SetFlags { get; }
|
|
public DataOp DataOp { get; }
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32AluUmull(inst, address, opCode);
|
|
|
|
public OpCode32AluUmull(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|
{
|
|
RdLo = (opCode >> 12) & 0xf;
|
|
RdHi = (opCode >> 16) & 0xf;
|
|
Rm = (opCode >> 8) & 0xf;
|
|
Rn = (opCode >> 0) & 0xf;
|
|
|
|
NHigh = ((opCode >> 5) & 0x1) == 1;
|
|
MHigh = ((opCode >> 6) & 0x1) == 1;
|
|
|
|
SetFlags = ((opCode >> 20) & 0x1) != 0;
|
|
DataOp = DataOp.Arithmetic;
|
|
}
|
|
}
|
|
}
|