mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-08-20 15:48:43 +02:00
9cb57fb4bb
* Change naming convention for Ryujinx project * Change naming convention for ChocolArm64 project * Fix NaN * Remove unneeded this. from Ryujinx project * Adjust naming from new PRs * Name changes based on feedback * How did this get removed? * Rebasing fix * Change FP enum case * Remove prefix from ChocolArm64 classes - Part 1 * Remove prefix from ChocolArm64 classes - Part 2 * Fix alignment from last commit's renaming * Rename namespaces * Rename stragglers * Fix alignment * Rename OpCode class * Missed a few * Adjust alignment
111 lines
4 KiB
C#
111 lines
4 KiB
C#
#define SimdRegElem
|
|
|
|
using ChocolArm64.State;
|
|
|
|
using NUnit.Framework;
|
|
|
|
using System.Runtime.Intrinsics;
|
|
|
|
namespace Ryujinx.Tests.Cpu
|
|
{
|
|
[Category("SimdRegElem")] // Tested: second half of 2018.
|
|
public sealed class CpuTestSimdRegElem : CpuTest
|
|
{
|
|
#if SimdRegElem
|
|
|
|
#region "ValueSource (Types)"
|
|
private static ulong[] _2S_()
|
|
{
|
|
return new ulong[] { 0x0000000000000000ul, 0x7FFFFFFF7FFFFFFFul,
|
|
0x8000000080000000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
}
|
|
|
|
private static ulong[] _4H_()
|
|
{
|
|
return new ulong[] { 0x0000000000000000ul, 0x7FFF7FFF7FFF7FFFul,
|
|
0x8000800080008000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
}
|
|
#endregion
|
|
|
|
#region "ValueSource (Opcodes)"
|
|
private static uint[] _Mla_Mls_Mul_Ve_4H_8H_()
|
|
{
|
|
return new uint[]
|
|
{
|
|
0x2F400000u, // MLA V0.4H, V0.4H, V0.H[0]
|
|
0x2F404000u, // MLS V0.4H, V0.4H, V0.H[0]
|
|
0x0F408000u // MUL V0.4H, V0.4H, V0.H[0]
|
|
};
|
|
}
|
|
|
|
private static uint[] _Mla_Mls_Mul_Ve_2S_4S_()
|
|
{
|
|
return new uint[]
|
|
{
|
|
0x2F800000u, // MLA V0.2S, V0.2S, V0.S[0]
|
|
0x2F804000u, // MLS V0.2S, V0.2S, V0.S[0]
|
|
0x0F808000u // MUL V0.2S, V0.2S, V0.S[0]
|
|
};
|
|
}
|
|
#endregion
|
|
|
|
private const int RndCnt = 2;
|
|
|
|
[Test, Pairwise]
|
|
public void Mla_Mls_Mul_Ve_4H_8H([ValueSource("_Mla_Mls_Mul_Ve_4H_8H_")] uint Opcodes,
|
|
[Values(0u)] uint Rd,
|
|
[Values(1u, 0u)] uint Rn,
|
|
[Values(2u, 0u)] uint Rm,
|
|
[ValueSource("_4H_")] [Random(RndCnt)] ulong Z,
|
|
[ValueSource("_4H_")] [Random(RndCnt)] ulong A,
|
|
[ValueSource("_4H_")] [Random(RndCnt)] ulong B,
|
|
[Values(0u, 1u, 2u, 3u, 4u, 5u, 6u, 7u)] uint Index,
|
|
[Values(0b0u, 0b1u)] uint Q) // <4H, 8H>
|
|
{
|
|
uint H = (Index >> 2) & 1;
|
|
uint L = (Index >> 1) & 1;
|
|
uint M = Index & 1;
|
|
|
|
Opcodes |= ((Rm & 15) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
Opcodes |= (L << 21) | (M << 20) | (H << 11);
|
|
Opcodes |= ((Q & 1) << 30);
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A * Q);
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B * H);
|
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
|
|
[Test, Pairwise]
|
|
public void Mla_Mls_Mul_Ve_2S_4S([ValueSource("_Mla_Mls_Mul_Ve_2S_4S_")] uint Opcodes,
|
|
[Values(0u)] uint Rd,
|
|
[Values(1u, 0u)] uint Rn,
|
|
[Values(2u, 0u)] uint Rm,
|
|
[ValueSource("_2S_")] [Random(RndCnt)] ulong Z,
|
|
[ValueSource("_2S_")] [Random(RndCnt)] ulong A,
|
|
[ValueSource("_2S_")] [Random(RndCnt)] ulong B,
|
|
[Values(0u, 1u, 2u, 3u)] uint Index,
|
|
[Values(0b0u, 0b1u)] uint Q) // <2S, 4S>
|
|
{
|
|
uint H = (Index >> 1) & 1;
|
|
uint L = Index & 1;
|
|
|
|
Opcodes |= ((Rm & 15) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
Opcodes |= (L << 21) | (H << 11);
|
|
Opcodes |= ((Q & 1) << 30);
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A * Q);
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B * H);
|
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2);
|
|
|
|
CompareAgainstUnicorn();
|
|
}
|
|
#endif
|
|
}
|
|
}
|