mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-08-20 07:38:42 +02:00
* Start of the ARMeilleure project * Refactoring around the old IRAdapter, now renamed to PreAllocator * Optimize the LowestBitSet method * Add CLZ support and fix CLS implementation * Add missing Equals and GetHashCode overrides on some structs, misc small tweaks * Implement the ByteSwap IR instruction, and some refactoring on the assembler * Implement the DivideUI IR instruction and fix 64-bits IDIV * Correct constant operand type on CSINC * Move division instructions implementation to InstEmitDiv * Fix destination type for the ConditionalSelect IR instruction * Implement UMULH and SMULH, with new IR instructions * Fix some issues with shift instructions * Fix constant types for BFM instructions * Fix up new tests using the new V128 struct * Update tests * Move DIV tests to a separate file * Add support for calls, and some instructions that depends on them * Start adding support for SIMD & FP types, along with some of the related ARM instructions * Fix some typos and the divide instruction with FP operands * Fix wrong method call on Clz_V * Implement ARM FP & SIMD move instructions, Saddlv_V, and misc. fixes * Implement SIMD logical instructions and more misc. fixes * Fix PSRAD x86 instruction encoding, TRN, UABD and UABDL implementations * Implement float conversion instruction, merge in LDj3SNuD fixes, and some other misc. fixes * Implement SIMD shift instruction and fix Dup_V * Add SCVTF and UCVTF (vector, fixed-point) variants to the opcode table * Fix check with tolerance on tester * Implement FP & SIMD comparison instructions, and some fixes * Update FCVT (Scalar) encoding on the table to support the Half-float variants * Support passing V128 structs, some cleanup on the register allocator, merge LDj3SNuD fixes * Use old memory access methods, made a start on SIMD memory insts support, some fixes * Fix float constant passed to functions, save and restore non-volatile XMM registers, other fixes * Fix arguments count with struct return values, other fixes * More instructions * Misc. fixes and integrate LDj3SNuD fixes * Update tests * Add a faster linear scan allocator, unwinding support on windows, and other changes * Update Ryujinx.HLE * Update Ryujinx.Graphics * Fix V128 return pointer passing, RCX is clobbered * Update Ryujinx.Tests * Update ITimeZoneService * Stop using GetFunctionPointer as that can't be called from native code, misc. fixes and tweaks * Use generic GetFunctionPointerForDelegate method and other tweaks * Some refactoring on the code generator, assert on invalid operations and use a separate enum for intrinsics * Remove some unused code on the assembler * Fix REX.W prefix regression on float conversion instructions, add some sort of profiler * Add hardware capability detection * Fix regression on Sha1h and revert Fcm** changes * Add SSE2-only paths on vector extract and insert, some refactoring on the pre-allocator * Fix silly mistake introduced on last commit on CpuId * Generate inline stack probes when the stack allocation is too large * Initial support for the System-V ABI * Support multiple destination operands * Fix SSE2 VectorInsert8 path, and other fixes * Change placement of XMM callee save and restore code to match other compilers * Rename Dest to Destination and Inst to Instruction * Fix a regression related to calls and the V128 type * Add an extra space on comments to match code style * Some refactoring * Fix vector insert FP32 SSE2 path * Port over the ARM32 instructions * Avoid memory protection races on JIT Cache * Another fix on VectorInsert FP32 (thanks to LDj3SNuD * Float operands don't need to use the same register when VEX is supported * Add a new register allocator, higher quality code for hot code (tier up), and other tweaks * Some nits, small improvements on the pre allocator * CpuThreadState is gone * Allow changing CPU emulators with a config entry * Add runtime identifiers on the ARMeilleure project * Allow switching between CPUs through a config entry (pt. 2) * Change win10-x64 to win-x64 on projects * Update the Ryujinx project to use ARMeilleure * Ensure that the selected register is valid on the hybrid allocator * Allow exiting on returns to 0 (should fix test regression) * Remove register assignments for most used variables on the hybrid allocator * Do not use fixed registers as spill temp * Add missing namespace and remove unneeded using * Address PR feedback * Fix types, etc * Enable AssumeStrictAbiCompliance by default * Ensure that Spill and Fill don't load or store any more than necessary
110 lines
2.6 KiB
C#
110 lines
2.6 KiB
C#
using System.Runtime.CompilerServices;
|
|
|
|
namespace ARMeilleure.Common
|
|
{
|
|
static class BitUtils
|
|
{
|
|
private const int DeBrujinSequence = 0x77cb531;
|
|
|
|
private static int[] DeBrujinLbsLut;
|
|
|
|
static BitUtils()
|
|
{
|
|
DeBrujinLbsLut = new int[32];
|
|
|
|
for (int index = 0; index < DeBrujinLbsLut.Length; index++)
|
|
{
|
|
uint lutIndex = (uint)(DeBrujinSequence * (1 << index)) >> 27;
|
|
|
|
DeBrujinLbsLut[lutIndex] = index;
|
|
}
|
|
}
|
|
|
|
[MethodImpl(MethodImplOptions.AggressiveInlining)]
|
|
public static int LowestBitSet(int value)
|
|
{
|
|
if (value == 0)
|
|
{
|
|
return -1;
|
|
}
|
|
|
|
int lsb = value & -value;
|
|
|
|
return DeBrujinLbsLut[(uint)(DeBrujinSequence * lsb) >> 27];
|
|
}
|
|
|
|
public static int HighestBitSet(int value)
|
|
{
|
|
if (value == 0)
|
|
{
|
|
return -1;
|
|
}
|
|
|
|
for (int bit = 31; bit >= 0; bit--)
|
|
{
|
|
if (((value >> bit) & 1) != 0)
|
|
{
|
|
return bit;
|
|
}
|
|
}
|
|
|
|
return -1;
|
|
}
|
|
|
|
private static readonly sbyte[] HbsNibbleLut = { -1, 0, 1, 1, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3 };
|
|
|
|
public static int HighestBitSetNibble(int value) => HbsNibbleLut[value & 0b1111];
|
|
|
|
public static long Replicate(long bits, int size)
|
|
{
|
|
long output = 0;
|
|
|
|
for (int bit = 0; bit < 64; bit += size)
|
|
{
|
|
output |= bits << bit;
|
|
}
|
|
|
|
return output;
|
|
}
|
|
|
|
public static int CountBits(int value)
|
|
{
|
|
int count = 0;
|
|
|
|
while (value != 0)
|
|
{
|
|
value &= ~(value & -value);
|
|
|
|
count++;
|
|
}
|
|
|
|
return count;
|
|
}
|
|
|
|
public static long FillWithOnes(int bits)
|
|
{
|
|
return bits == 64 ? -1L : (1L << bits) - 1;
|
|
}
|
|
|
|
public static int RotateRight(int bits, int shift, int size)
|
|
{
|
|
return (int)RotateRight((uint)bits, shift, size);
|
|
}
|
|
|
|
public static uint RotateRight(uint bits, int shift, int size)
|
|
{
|
|
return (bits >> shift) | (bits << (size - shift));
|
|
}
|
|
|
|
public static long RotateRight(long bits, int shift, int size)
|
|
{
|
|
return (long)RotateRight((ulong)bits, shift, size);
|
|
}
|
|
|
|
public static ulong RotateRight(ulong bits, int shift, int size)
|
|
{
|
|
return (bits >> shift) | (bits << (size - shift));
|
|
}
|
|
}
|
|
}
|