mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-09-11 10:18:52 +02:00
58 lines
1.7 KiB
C#
58 lines
1.7 KiB
C#
using ARMeilleure.Instructions;
|
|
using System;
|
|
|
|
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCodeT16MemImm5 : OpCodeT16, IOpCode32Mem
|
|
{
|
|
public int Rt { get; }
|
|
public int Rn { get; }
|
|
|
|
public bool WBack => false;
|
|
public bool IsLoad { get; }
|
|
public bool Index => true;
|
|
public bool Add => true;
|
|
|
|
public int Immediate { get; }
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCodeT16MemImm5(inst, address, opCode);
|
|
|
|
public OpCodeT16MemImm5(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|
{
|
|
Rt = (opCode >> 0) & 7;
|
|
Rn = (opCode >> 3) & 7;
|
|
|
|
switch (inst.Name)
|
|
{
|
|
case InstName.Ldr:
|
|
case InstName.Ldrb:
|
|
case InstName.Ldrh:
|
|
IsLoad = true;
|
|
break;
|
|
case InstName.Str:
|
|
case InstName.Strb:
|
|
case InstName.Strh:
|
|
IsLoad = false;
|
|
break;
|
|
}
|
|
|
|
switch (inst.Name)
|
|
{
|
|
case InstName.Str:
|
|
case InstName.Ldr:
|
|
Immediate = ((opCode >> 6) & 0x1f) << 2;
|
|
break;
|
|
case InstName.Strb:
|
|
case InstName.Ldrb:
|
|
Immediate = ((opCode >> 6) & 0x1f);
|
|
break;
|
|
case InstName.Strh:
|
|
case InstName.Ldrh:
|
|
Immediate = ((opCode >> 6) & 0x1f) << 1;
|
|
break;
|
|
default:
|
|
throw new InvalidOperationException();
|
|
}
|
|
}
|
|
}
|
|
}
|