suyu/src/shader_recompiler/backend/glasm/emit_glasm_not_implemented.cpp

1207 lines
28 KiB
C++
Raw Normal View History

// Copyright 2021 yuzu Emulator Project
// Licensed under GPLv2 or any later version
// Refer to the license.txt file included.
#include <string_view>
#include "shader_recompiler/backend/glasm/emit_context.h"
#include "shader_recompiler/backend/glasm/emit_glasm_instructions.h"
#include "shader_recompiler/frontend/ir/program.h"
#include "shader_recompiler/frontend/ir/value.h"
#ifdef _MSC_VER
#pragma warning(disable : 4100)
#endif
namespace Shader::Backend::GLASM {
#define NotImplemented() throw NotImplementedException("GLASM instruction {}", __LINE__)
void EmitPhi(EmitContext& ctx, IR::Inst& inst) {
NotImplemented();
}
void EmitVoid(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitBranch(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitBranchConditional(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoopMerge(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectionMerge(EmitContext& ctx) {
NotImplemented();
}
void EmitReturn(EmitContext& ctx) {
ctx.Add("RET;");
}
void EmitJoin(EmitContext& ctx) {
NotImplemented();
}
void EmitUnreachable(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitDemoteToHelperInvocation(EmitContext& ctx) {
NotImplemented();
}
void EmitBarrier(EmitContext& ctx) {
NotImplemented();
}
void EmitWorkgroupMemoryBarrier(EmitContext& ctx) {
NotImplemented();
}
void EmitDeviceMemoryBarrier(EmitContext& ctx) {
NotImplemented();
}
void EmitPrologue(EmitContext& ctx) {
// TODO
}
void EmitEpilogue(EmitContext& ctx) {
// TODO
}
void EmitEmitVertex(EmitContext& ctx, const IR::Value& stream) {
NotImplemented();
}
void EmitEndPrimitive(EmitContext& ctx, const IR::Value& stream) {
NotImplemented();
}
void EmitGetRegister(EmitContext& ctx) {
NotImplemented();
}
void EmitSetRegister(EmitContext& ctx) {
NotImplemented();
}
void EmitGetPred(EmitContext& ctx) {
NotImplemented();
}
void EmitSetPred(EmitContext& ctx) {
NotImplemented();
}
void EmitSetGotoVariable(EmitContext& ctx) {
NotImplemented();
}
void EmitGetGotoVariable(EmitContext& ctx) {
NotImplemented();
}
void EmitSetIndirectBranchVariable(EmitContext& ctx) {
NotImplemented();
}
void EmitGetIndirectBranchVariable(EmitContext& ctx) {
NotImplemented();
}
void EmitGetZFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitGetSFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitGetCFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitGetOFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitSetZFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitSetSFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitSetCFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitSetOFlag(EmitContext& ctx) {
NotImplemented();
}
void EmitWorkgroupId(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLocalInvocationId(EmitContext& ctx, IR::Inst& inst) {
ctx.Add("MOV.S {},invocation.localid;", inst);
}
void EmitInvocationId(EmitContext& ctx) {
NotImplemented();
}
void EmitSampleId(EmitContext& ctx) {
NotImplemented();
}
void EmitIsHelperInvocation(EmitContext& ctx) {
NotImplemented();
}
void EmitYDirection(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadLocal(EmitContext& ctx, ScalarU32 word_offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitWriteLocal(EmitContext& ctx, ScalarU32 word_offset, ScalarU32 value) {
NotImplemented();
}
void EmitUndefU1(EmitContext& ctx) {
NotImplemented();
}
void EmitUndefU8(EmitContext& ctx) {
NotImplemented();
}
void EmitUndefU16(EmitContext& ctx) {
NotImplemented();
}
void EmitUndefU32(EmitContext& ctx) {
NotImplemented();
}
void EmitUndefU64(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedU8(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedS8(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedU16(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedS16(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedU32(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedU64(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLoadSharedU128(EmitContext& ctx, ScalarU32 offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitWriteSharedU8(EmitContext& ctx, ScalarU32 offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitWriteSharedU16(EmitContext& ctx, ScalarU32 offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitWriteSharedU32(EmitContext& ctx, ScalarU32 offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitWriteSharedU64(EmitContext& ctx, ScalarU32 offset, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitWriteSharedU128(EmitContext& ctx, ScalarU32 offset, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectU1(EmitContext& ctx, ScalarS32 cond, ScalarS32 true_value, ScalarS32 false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectU8(EmitContext& ctx, ScalarS32 cond, ScalarS32 true_value, ScalarS32 false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectU16(EmitContext& ctx, ScalarS32 cond, ScalarS32 true_value, ScalarS32 false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectU32(EmitContext& ctx, ScalarS32 cond, ScalarS32 true_value, ScalarS32 false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectU64(EmitContext& ctx, ScalarS32 cond, Register true_value, Register false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectF16(EmitContext& ctx, ScalarS32 cond, Register true_value, Register false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectF32(EmitContext& ctx, ScalarS32 cond, ScalarS32 true_value, ScalarS32 false_value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSelectF64(EmitContext& ctx, ScalarS32 cond, Register true_value, Register false_value) {
NotImplemented();
}
void EmitGetZeroFromOp(EmitContext& ctx) {
NotImplemented();
}
void EmitGetSignFromOp(EmitContext& ctx) {
NotImplemented();
}
void EmitGetCarryFromOp(EmitContext& ctx) {
NotImplemented();
}
void EmitGetOverflowFromOp(EmitContext& ctx) {
NotImplemented();
}
void EmitGetSparseFromOp(EmitContext& ctx) {
NotImplemented();
}
void EmitGetInBoundsFromOp(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitFPIsNan16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitFPIsNan32(EmitContext& ctx, ScalarF32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitFPIsNan64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicIAdd32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicSMin32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarS32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicUMin32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicSMax32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarS32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicUMax32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicInc32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicDec32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicAnd32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicOr32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicXor32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicExchange32(EmitContext& ctx, ScalarU32 pointer_offset, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSharedAtomicExchange64(EmitContext& ctx, ScalarU32 pointer_offset, Register value) {
NotImplemented();
}
void EmitStorageAtomicIAdd32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicSMin32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarS32 value) {
NotImplemented();
}
void EmitStorageAtomicUMin32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicSMax32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarS32 value) {
NotImplemented();
}
void EmitStorageAtomicUMax32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicInc32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicDec32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicAnd32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicOr32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicXor32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicExchange32(EmitContext& ctx, const IR::Value& binding,
2021-05-09 08:11:34 +02:00
const IR::Value& offset, ScalarU32 value) {
NotImplemented();
}
void EmitStorageAtomicIAdd64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicSMin64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicUMin64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicSMax64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicUMax64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicAnd64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicOr64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicXor64(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicExchange64(EmitContext& ctx, const IR::Value& binding,
2021-05-09 08:11:34 +02:00
const IR::Value& offset, Register value) {
NotImplemented();
}
void EmitStorageAtomicAddF32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
ScalarF32 value) {
NotImplemented();
}
void EmitStorageAtomicAddF16x2(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicAddF32x2(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicMinF16x2(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicMinF32x2(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicMaxF16x2(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitStorageAtomicMaxF32x2(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
2021-05-09 08:11:34 +02:00
Register value) {
NotImplemented();
}
void EmitGlobalAtomicIAdd32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicSMin32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicUMin32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicSMax32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicUMax32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicInc32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicDec32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicAnd32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicOr32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicXor32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicExchange32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicIAdd64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicSMin64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicUMin64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicSMax64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicUMax64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicInc64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicDec64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicAnd64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicOr64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicXor64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicExchange64(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicAddF32(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicAddF16x2(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicAddF32x2(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicMinF16x2(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicMinF32x2(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicMaxF16x2(EmitContext& ctx) {
NotImplemented();
}
void EmitGlobalAtomicMaxF32x2(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLogicalOr(EmitContext& ctx, ScalarS32 a, ScalarS32 b) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLogicalAnd(EmitContext& ctx, ScalarS32 a, ScalarS32 b) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLogicalXor(EmitContext& ctx, ScalarS32 a, ScalarS32 b) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitLogicalNot(EmitContext& ctx, ScalarS32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS16F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS16F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS16F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS32F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS32F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS32F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS64F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS64F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertS64F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU16F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU16F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU16F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU32F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU32F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU32F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU64F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU64F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU64F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU64U32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertU32U64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32F16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32F64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64F32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16S8(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16S16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16S32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16S64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16U8(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16U16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16U32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF16U64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32S8(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32S16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32S32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32S64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32U8(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32U16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32U32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF32U64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64S8(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64S16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64S32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64S64(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64U8(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64U16(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64U32(EmitContext& ctx, Register value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitConvertF64U64(EmitContext& ctx, Register value) {
NotImplemented();
}
void EmitBindlessImageSampleImplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageSampleExplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageSampleDrefImplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageSampleDrefExplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageGather(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageGatherDref(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageFetch(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageQueryDimensions(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageQueryLod(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageGradient(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageRead(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageWrite(EmitContext&) {
NotImplemented();
}
void EmitBoundImageSampleImplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBoundImageSampleExplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBoundImageSampleDrefImplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBoundImageSampleDrefExplicitLod(EmitContext&) {
NotImplemented();
}
void EmitBoundImageGather(EmitContext&) {
NotImplemented();
}
void EmitBoundImageGatherDref(EmitContext&) {
NotImplemented();
}
void EmitBoundImageFetch(EmitContext&) {
NotImplemented();
}
void EmitBoundImageQueryDimensions(EmitContext&) {
NotImplemented();
}
void EmitBoundImageQueryLod(EmitContext&) {
NotImplemented();
}
void EmitBoundImageGradient(EmitContext&) {
NotImplemented();
}
void EmitBoundImageRead(EmitContext&) {
NotImplemented();
}
void EmitBoundImageWrite(EmitContext&) {
NotImplemented();
}
void EmitImageSampleImplicitLod(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, Register bias_lc, const IR::Value& offset) {
NotImplemented();
}
void EmitImageSampleExplicitLod(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, Register lod_lc, const IR::Value& offset) {
NotImplemented();
}
void EmitImageSampleDrefImplicitLod(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, Register dref, Register bias_lc,
const IR::Value& offset) {
NotImplemented();
}
void EmitImageSampleDrefExplicitLod(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, Register dref, Register lod_lc,
const IR::Value& offset) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageGather(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
const IR::Value& offset, const IR::Value& offset2) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageGatherDref(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
const IR::Value& offset, const IR::Value& offset2, Register dref) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageFetch(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
Register offset, Register lod, Register ms) {
NotImplemented();
}
void EmitImageQueryDimensions(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register lod) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageQueryLod(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageGradient(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
Register derivates, Register offset, Register lod_clamp) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageRead(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageWrite(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
Register color) {
NotImplemented();
}
void EmitBindlessImageAtomicIAdd32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicSMin32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicUMin32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicSMax32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicUMax32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicInc32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicDec32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicAnd32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicOr32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicXor32(EmitContext&) {
NotImplemented();
}
void EmitBindlessImageAtomicExchange32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicIAdd32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicSMin32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicUMin32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicSMax32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicUMax32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicInc32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicDec32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicAnd32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicOr32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicXor32(EmitContext&) {
NotImplemented();
}
void EmitBoundImageAtomicExchange32(EmitContext&) {
NotImplemented();
}
void EmitImageAtomicIAdd32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, ScalarU32 value) {
NotImplemented();
}
void EmitImageAtomicSMin32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, ScalarS32 value) {
NotImplemented();
}
void EmitImageAtomicUMin32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, ScalarU32 value) {
NotImplemented();
}
void EmitImageAtomicSMax32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, ScalarS32 value) {
NotImplemented();
}
void EmitImageAtomicUMax32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageAtomicInc32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageAtomicDec32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageAtomicAnd32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageAtomicOr32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
ScalarU32 value) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitImageAtomicXor32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index, Register coords,
ScalarU32 value) {
NotImplemented();
}
void EmitImageAtomicExchange32(EmitContext& ctx, IR::Inst& inst, const IR::Value& index,
2021-05-09 08:11:34 +02:00
Register coords, ScalarU32 value) {
NotImplemented();
}
void EmitLaneId(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitVoteAll(EmitContext& ctx, ScalarS32 pred) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitVoteAny(EmitContext& ctx, ScalarS32 pred) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitVoteEqual(EmitContext& ctx, ScalarS32 pred) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitSubgroupBallot(EmitContext& ctx, ScalarS32 pred) {
NotImplemented();
}
void EmitSubgroupEqMask(EmitContext& ctx) {
NotImplemented();
}
void EmitSubgroupLtMask(EmitContext& ctx) {
NotImplemented();
}
void EmitSubgroupLeMask(EmitContext& ctx) {
NotImplemented();
}
void EmitSubgroupGtMask(EmitContext& ctx) {
NotImplemented();
}
void EmitSubgroupGeMask(EmitContext& ctx) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitShuffleIndex(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 index,
ScalarU32 clamp, ScalarU32 segmentation_mask) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitShuffleUp(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 index,
ScalarU32 clamp, ScalarU32 segmentation_mask) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitShuffleDown(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 index,
ScalarU32 clamp, ScalarU32 segmentation_mask) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitShuffleButterfly(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 index,
ScalarU32 clamp, ScalarU32 segmentation_mask) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitFSwizzleAdd(EmitContext& ctx, ScalarF32 op_a, ScalarF32 op_b, ScalarU32 swizzle) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitDPdxFine(EmitContext& ctx, ScalarF32 op_a) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitDPdyFine(EmitContext& ctx, ScalarF32 op_a) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitDPdxCoarse(EmitContext& ctx, ScalarF32 op_a) {
NotImplemented();
}
2021-05-09 08:11:34 +02:00
void EmitDPdyCoarse(EmitContext& ctx, ScalarF32 op_a) {
NotImplemented();
}
} // namespace Shader::Backend::GLASM