2014-04-09 01:19:26 +02:00
|
|
|
// Copyright 2014 Citra Emulator Project
|
2014-12-17 06:38:14 +01:00
|
|
|
// Licensed under GPLv2 or any later version
|
2014-11-19 09:49:13 +01:00
|
|
|
// Refer to the license.txt file included.
|
2014-04-05 04:26:06 +02:00
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
2018-01-09 22:33:46 +01:00
|
|
|
#include <array>
|
2014-04-09 02:15:08 +02:00
|
|
|
#include "common/common_types.h"
|
2017-10-10 05:56:20 +02:00
|
|
|
#include "core/hle/kernel/vm_manager.h"
|
2014-04-05 04:26:06 +02:00
|
|
|
|
|
|
|
/// Generic ARM11 CPU interface
|
2014-04-28 00:29:51 +02:00
|
|
|
class ARM_Interface : NonCopyable {
|
2014-04-05 04:26:06 +02:00
|
|
|
public:
|
2016-09-19 03:01:46 +02:00
|
|
|
virtual ~ARM_Interface() {}
|
2014-04-05 04:26:06 +02:00
|
|
|
|
2016-12-22 06:08:09 +01:00
|
|
|
struct ThreadContext {
|
2018-01-09 22:33:46 +01:00
|
|
|
std::array<u64, 31> cpu_registers;
|
2017-08-29 03:09:42 +02:00
|
|
|
u64 sp;
|
|
|
|
u64 pc;
|
|
|
|
u64 cpsr;
|
2018-01-09 22:33:46 +01:00
|
|
|
std::array<u128, 32> fpu_registers;
|
2017-08-29 03:09:42 +02:00
|
|
|
u64 fpscr;
|
2016-12-22 06:08:09 +01:00
|
|
|
};
|
|
|
|
|
2018-02-14 18:47:48 +01:00
|
|
|
/// Runs the CPU until an event happens
|
|
|
|
virtual void Run() = 0;
|
2014-05-17 17:59:18 +02:00
|
|
|
|
2014-04-05 21:23:59 +02:00
|
|
|
/// Step CPU by one instruction
|
2018-02-14 18:47:48 +01:00
|
|
|
virtual void Step() = 0;
|
2014-05-17 17:59:18 +02:00
|
|
|
|
2018-03-16 23:22:14 +01:00
|
|
|
/// Maps a backing memory region for the CPU
|
2018-01-16 19:05:21 +01:00
|
|
|
virtual void MapBackingMemory(VAddr address, size_t size, u8* memory,
|
2018-03-16 23:22:14 +01:00
|
|
|
Kernel::VMAPermission perms) = 0;
|
|
|
|
|
|
|
|
/// Unmaps a region of memory that was previously mapped using MapBackingMemory
|
|
|
|
virtual void UnmapMemory(VAddr address, size_t size) = 0;
|
2017-10-10 05:56:20 +02:00
|
|
|
|
2016-06-27 20:38:49 +02:00
|
|
|
/// Clear all instruction cache
|
|
|
|
virtual void ClearInstructionCache() = 0;
|
|
|
|
|
2017-09-24 23:44:13 +02:00
|
|
|
/// Notify CPU emulation that page tables have changed
|
|
|
|
virtual void PageTableChanged() = 0;
|
|
|
|
|
2014-04-05 21:23:59 +02:00
|
|
|
/**
|
|
|
|
* Set the Program Counter to an address
|
|
|
|
* @param addr Address to set PC to
|
|
|
|
*/
|
2017-08-29 03:09:42 +02:00
|
|
|
virtual void SetPC(u64 addr) = 0;
|
2014-04-05 21:23:59 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Get the current Program Counter
|
|
|
|
* @return Returns current PC
|
|
|
|
*/
|
2017-08-29 03:09:42 +02:00
|
|
|
virtual u64 GetPC() const = 0;
|
2014-04-05 21:23:59 +02:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Get an ARM register
|
2017-08-29 03:09:42 +02:00
|
|
|
* @param index Register index
|
2014-04-05 21:23:59 +02:00
|
|
|
* @return Returns the value in the register
|
|
|
|
*/
|
2017-08-29 03:09:42 +02:00
|
|
|
virtual u64 GetReg(int index) const = 0;
|
2014-04-05 21:23:59 +02:00
|
|
|
|
2014-04-11 01:57:56 +02:00
|
|
|
/**
|
|
|
|
* Set an ARM register
|
2017-08-29 03:09:42 +02:00
|
|
|
* @param index Register index
|
2014-04-11 01:57:56 +02:00
|
|
|
* @param value Value to set register to
|
|
|
|
*/
|
2017-08-29 03:09:42 +02:00
|
|
|
virtual void SetReg(int index, u64 value) = 0;
|
2014-04-11 01:57:56 +02:00
|
|
|
|
2018-01-09 22:33:46 +01:00
|
|
|
virtual u128 GetExtReg(int index) const = 0;
|
2017-10-10 05:56:20 +02:00
|
|
|
|
2018-01-09 22:33:46 +01:00
|
|
|
virtual void SetExtReg(int index, u128 value) = 0;
|
2014-04-11 01:57:56 +02:00
|
|
|
|
2015-08-07 03:24:25 +02:00
|
|
|
/**
|
|
|
|
* Gets the value of a VFP register
|
|
|
|
* @param index Register index (0-31)
|
|
|
|
* @return Returns the value in the register
|
|
|
|
*/
|
|
|
|
virtual u32 GetVFPReg(int index) const = 0;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Sets a VFP register to the given value
|
|
|
|
* @param index Register index (0-31)
|
|
|
|
* @param value Value to set register to
|
|
|
|
*/
|
|
|
|
virtual void SetVFPReg(int index, u32 value) = 0;
|
|
|
|
|
2014-04-05 21:23:59 +02:00
|
|
|
/**
|
|
|
|
* Get the current CPSR register
|
|
|
|
* @return Returns the value of the CPSR register
|
|
|
|
*/
|
2014-11-19 09:49:13 +01:00
|
|
|
virtual u32 GetCPSR() const = 0;
|
2014-04-05 07:23:28 +02:00
|
|
|
|
2014-05-12 04:14:13 +02:00
|
|
|
/**
|
|
|
|
* Set the current CPSR register
|
|
|
|
* @param cpsr Value to set CPSR to
|
|
|
|
*/
|
|
|
|
virtual void SetCPSR(u32 cpsr) = 0;
|
|
|
|
|
2017-09-30 20:16:39 +02:00
|
|
|
virtual VAddr GetTlsAddress() const = 0;
|
|
|
|
|
|
|
|
virtual void SetTlsAddress(VAddr address) = 0;
|
|
|
|
|
2018-07-21 02:57:45 +02:00
|
|
|
virtual u64 GetTPIDR_EL0() const = 0;
|
|
|
|
|
|
|
|
virtual void SetTPIDR_EL0(u64 value) = 0;
|
|
|
|
|
2014-05-21 00:50:16 +02:00
|
|
|
/**
|
|
|
|
* Saves the current CPU context
|
|
|
|
* @param ctx Thread context to save
|
|
|
|
*/
|
2016-12-22 06:08:09 +01:00
|
|
|
virtual void SaveContext(ThreadContext& ctx) = 0;
|
2014-05-21 00:50:16 +02:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Loads a CPU context
|
|
|
|
* @param ctx Thread context to load
|
|
|
|
*/
|
2016-12-22 06:08:09 +01:00
|
|
|
virtual void LoadContext(const ThreadContext& ctx) = 0;
|
2014-05-21 00:50:16 +02:00
|
|
|
|
2018-07-16 12:24:00 +02:00
|
|
|
virtual void ClearExclusiveState() = 0;
|
|
|
|
|
2014-06-02 03:40:10 +02:00
|
|
|
/// Prepare core for thread reschedule (if needed to correctly handle state)
|
|
|
|
virtual void PrepareReschedule() = 0;
|
2014-04-05 04:26:06 +02:00
|
|
|
};
|