N-archive/suyu
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/suyu.git synced 2024-11-23 15:22:45 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

armemu: Implement SMLSD

Browse source
This commit is contained in:
Lioncash 2014-12-19 09:38:10 -05:00
parent 017e6a488e
commit 0f3a6a161c
1 changed files with 10 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
src/core/arm/interpreter/armemu.cpp
View file

@ -6317,11 +6317,14 @@ L_stm_s_takeabort:
}
case 0x70:
// ichfly
// SMUAD, SMUSD, SMLAD
if ((instr & 0xf0d0) == 0xf010 || (instr & 0xf0d0) == 0xf050 || (instr & 0xd0) == 0x10) {
// SMUAD, SMUSD, SMLAD, and SMLSD
if ((instr & 0xf0d0) == 0xf010 || (instr & 0xf0d0) == 0xf050 ||
(instr & 0xd0) == 0x10 || (instr & 0xd0) == 0x50)
{
const u8 rd_idx = BITS(16, 19);
const u8 rn_idx = BITS(0, 3);
const u8 rm_idx = BITS(8, 11);
const u8 ra_idx = BITS(12, 15);
const bool do_swap = (BIT(5) == 1);
u32 rm_val = state->Reg[rm_idx];
@ -6344,13 +6347,14 @@ L_stm_s_takeabort:
state->Reg[rd_idx] = (rn_lo * rm_lo) - (rn_hi * rm_hi);
}
// SMLAD
else {
const u8 ra_idx = BITS(12, 15);
else if ((instr & 0xd0) == 0x10) {
state->Reg[rd_idx] = (rn_lo * rm_lo) + (rn_hi * rm_hi) + (s32)state->Reg[ra_idx];
}
// SMLSD
else {
state->Reg[rd_idx] = ((rn_lo * rm_lo) - (rn_hi * rm_hi)) + (s32)state->Reg[ra_idx];
}
return 1;
} else {
printf ("Unhandled v6 insn: smlsd\n");
}
break;
case 0x74: