N-archive/suyu
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/suyu.git synced 2024-11-22 23:02:47 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

added disassembly to unimplemented instruction

Browse source
This commit is contained in:
bunnei 2014-04-25 15:57:32 -04:00
parent 2672e7d883
commit 6151e26958
1 changed files with 6 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/core/arm/interpreter/armsupp.cpp
View file

@ -17,9 +17,11 @@
#include "armdefs.h" #include "armdefs.h"
#include "armemu.h" #include "armemu.h"
//#include "ansidecl.h" //#include "ansidecl.h"
#include "skyeye_defs.h" #include "skyeye_defs.h"
#include "core/hle/hle.h" #include "core/hle/hle.h"
#include "core/arm/disassembler/arm_disasm.h"
unsigned xscale_cp15_cp_access_allowed (ARMul_State * state, unsigned reg, unsigned xscale_cp15_cp_access_allowed (ARMul_State * state, unsigned reg,
unsigned cpnum); unsigned cpnum);
@ -846,7 +848,10 @@ ARMul_CDP (ARMul_State * state, ARMword instr)
void void
ARMul_UndefInstr (ARMul_State * state, ARMword instr) ARMul_UndefInstr (ARMul_State * state, ARMword instr)
{ {
ERROR_LOG(ARM11, "Undefined instruction!! Instr: 0x%x", instr); char buff[512];
ARM_Disasm disasm = ARM_Disasm();
disasm.disasm(state->pc, instr, buff);
ERROR_LOG(ARM11, "Undefined instruction!! Disasm: %s Opcode: 0x%x", buff, instr);
ARMul_Abort (state, ARMul_UndefinedInstrV); ARMul_Abort (state, ARMul_UndefinedInstrV);
} }