N-archive/suyu
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/suyu.git synced 2024-11-23 23:32:44 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Start of Integer flags implementation

Browse source
This commit is contained in:
Levi Behunin 2020-09-24 16:40:06 -06:00
parent fa4294cc6f
commit d53b79ff5c
3 changed files with 50 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/video_core/shader/node.h
View file

@ -464,6 +464,10 @@ public:
return operands.size();
}
NodeBlock GetOperands() const {
return operands;
}
const Node& operator[](std::size_t operand_index) const {
return operands.at(operand_index);
}

46
src/video_core/shader/shader_ir.cpp
View file

@ -387,9 +387,49 @@ void ShaderIR::SetInternalFlagsFromInteger(NodeBlock& bb, Node value, bool sets_
if (!sets_cc) {
return;
}
Node zerop = Operation(OperationCode::LogicalIEqual, std::move(value), Immediate(0));
SetInternalFlag(bb, InternalFlag::Zero, std::move(zerop));
LOG_WARNING(HW_GPU, "Condition codes implementation is incomplete");
switch (value->index()) {
case 0:
Iterop(bb, value);
break;
case 2:
if (const auto gpr = std::get_if<GprNode>(value.get())) {
LOG_WARNING(HW_GPU, "GprNode: index={}", gpr->GetIndex());
Node zerop = Operation(OperationCode::LogicalIEqual, std::move(value),
Immediate(gpr->GetIndex()));
SetInternalFlag(bb, InternalFlag::Zero, std::move(zerop));
}
break;
default:
Node zerop = Operation(OperationCode::LogicalIEqual, std::move(value), Immediate(0));
SetInternalFlag(bb, InternalFlag::Zero, std::move(zerop));
LOG_WARNING(HW_GPU, "Node Type: {}", value->index());
break;
}
}
void ShaderIR::Iterop(NodeBlock& nb, Node var) {
if (const auto op = std::get_if<OperationNode>(var.get())) {
if (op->GetOperandsCount() > 0) {
for (auto& opss : op->GetOperands()) {
switch (opss->index()) {
case 0:
return Iterop(nb, opss);
case 2:
if (const auto gpr = std::get_if<GprNode>(opss.get())) {
LOG_WARNING(HW_GPU, "Child GprNode: index={}", gpr->GetIndex());
Node zerop = Operation(OperationCode::LogicalIEqual, std::move(opss),
Immediate(gpr->GetIndex()));
SetInternalFlag(nb, InternalFlag::Zero, std::move(zerop));
}
break;
default:
LOG_WARNING(HW_GPU, "Child Node Type: {}", opss->index());
break;
}
}
}
}
}
Node ShaderIR::BitfieldExtract(Node value, u32 offset, u32 bits) {

3
src/video_core/shader/shader_ir.h
View file

@ -346,6 +346,9 @@ private:
/// Access a bindless image sampler.
Image& GetBindlessImage(Tegra::Shader::Register reg, Tegra::Shader::ImageType type);
/// Recursive Iteration over the OperationNode operands
void Iterop(NodeBlock& nb, Node var);
/// Extracts a sequence of bits from a node
Node BitfieldExtract(Node value, u32 offset, u32 bits);