mirror of
https://git.suyu.dev/suyu/suyu.git
synced 2024-11-18 04:42:45 +01:00
142 lines
3.5 KiB
C++
142 lines
3.5 KiB
C++
// Copyright 2020 yuzu Emulator Project
|
|
// Licensed under GPLv2 or any later version
|
|
// Refer to the license.txt file included.
|
|
|
|
#pragma once
|
|
|
|
#include <memory>
|
|
#include <unordered_map>
|
|
#include <vector>
|
|
#include "common/bit_field.h"
|
|
#include "common/common_types.h"
|
|
|
|
namespace Tegra {
|
|
|
|
namespace Engines {
|
|
class Maxwell3D;
|
|
}
|
|
|
|
namespace Macro {
|
|
constexpr std::size_t NUM_MACRO_REGISTERS = 8;
|
|
enum class Operation : u32 {
|
|
ALU = 0,
|
|
AddImmediate = 1,
|
|
ExtractInsert = 2,
|
|
ExtractShiftLeftImmediate = 3,
|
|
ExtractShiftLeftRegister = 4,
|
|
Read = 5,
|
|
Unused = 6, // This operation doesn't seem to be a valid encoding.
|
|
Branch = 7,
|
|
};
|
|
|
|
enum class ALUOperation : u32 {
|
|
Add = 0,
|
|
AddWithCarry = 1,
|
|
Subtract = 2,
|
|
SubtractWithBorrow = 3,
|
|
// Operations 4-7 don't seem to be valid encodings.
|
|
Xor = 8,
|
|
Or = 9,
|
|
And = 10,
|
|
AndNot = 11,
|
|
Nand = 12
|
|
};
|
|
|
|
enum class ResultOperation : u32 {
|
|
IgnoreAndFetch = 0,
|
|
Move = 1,
|
|
MoveAndSetMethod = 2,
|
|
FetchAndSend = 3,
|
|
MoveAndSend = 4,
|
|
FetchAndSetMethod = 5,
|
|
MoveAndSetMethodFetchAndSend = 6,
|
|
MoveAndSetMethodSend = 7
|
|
};
|
|
|
|
enum class BranchCondition : u32 {
|
|
Zero = 0,
|
|
NotZero = 1,
|
|
};
|
|
|
|
union Opcode {
|
|
u32 raw;
|
|
BitField<0, 3, Operation> operation;
|
|
BitField<4, 3, ResultOperation> result_operation;
|
|
BitField<4, 1, BranchCondition> branch_condition;
|
|
// If set on a branch, then the branch doesn't have a delay slot.
|
|
BitField<5, 1, u32> branch_annul;
|
|
BitField<7, 1, u32> is_exit;
|
|
BitField<8, 3, u32> dst;
|
|
BitField<11, 3, u32> src_a;
|
|
BitField<14, 3, u32> src_b;
|
|
// The signed immediate overlaps the second source operand and the alu operation.
|
|
BitField<14, 18, s32> immediate;
|
|
|
|
BitField<17, 5, ALUOperation> alu_operation;
|
|
|
|
// Bitfield instructions data
|
|
BitField<17, 5, u32> bf_src_bit;
|
|
BitField<22, 5, u32> bf_size;
|
|
BitField<27, 5, u32> bf_dst_bit;
|
|
|
|
u32 GetBitfieldMask() const {
|
|
return (1 << bf_size) - 1;
|
|
}
|
|
|
|
s32 GetBranchTarget() const {
|
|
return static_cast<s32>(immediate * sizeof(u32));
|
|
}
|
|
};
|
|
|
|
union MethodAddress {
|
|
u32 raw;
|
|
BitField<0, 12, u32> address;
|
|
BitField<12, 6, u32> increment;
|
|
};
|
|
|
|
} // namespace Macro
|
|
|
|
class HLEMacro;
|
|
|
|
class CachedMacro {
|
|
public:
|
|
virtual ~CachedMacro() = default;
|
|
/**
|
|
* Executes the macro code with the specified input parameters.
|
|
*
|
|
* @param parameters The parameters of the macro
|
|
* @param method The method to execute
|
|
*/
|
|
virtual void Execute(const std::vector<u32>& parameters, u32 method) = 0;
|
|
};
|
|
|
|
class MacroEngine {
|
|
public:
|
|
explicit MacroEngine(Engines::Maxwell3D& maxwell3d);
|
|
virtual ~MacroEngine();
|
|
|
|
// Store the uploaded macro code to compile them when they're called.
|
|
void AddCode(u32 method, u32 data);
|
|
|
|
// Compiles the macro if its not in the cache, and executes the compiled macro
|
|
void Execute(Engines::Maxwell3D& maxwell3d, u32 method, const std::vector<u32>& parameters);
|
|
|
|
protected:
|
|
virtual std::unique_ptr<CachedMacro> Compile(const std::vector<u32>& code) = 0;
|
|
|
|
private:
|
|
struct CacheInfo {
|
|
std::unique_ptr<CachedMacro> lle_program{};
|
|
std::unique_ptr<CachedMacro> hle_program{};
|
|
u64 hash{};
|
|
bool has_hle_program{};
|
|
};
|
|
|
|
std::unordered_map<u32, CacheInfo> macro_cache;
|
|
std::unordered_map<u32, std::vector<u32>> uploaded_macro_code;
|
|
std::unique_ptr<HLEMacro> hle_macros;
|
|
};
|
|
|
|
std::unique_ptr<MacroEngine> GetMacroEngine(Engines::Maxwell3D& maxwell3d);
|
|
|
|
} // namespace Tegra
|